## UT54ACS373/UT54ACTS373

#### **Octal Transparent Latches with Three-State Outputs**

Datasheet November 2010 www.aeroflex.com/logic

# A passion for performance.

#### **PINOUTS**

## 20-Pin DIP Top View

ос 🗆	1	20	$\square$ $v_{dd}$
1Q	2	19	8Q
1D	3	18	8D
2D	4	17	7D
2Q	5	16	7Q
3Q	6	15	- 6Q
3D	7	14	6D
4D	8	13	5D
4Q	9	12	5Q
$v_{ss}$	10	11	С

#### 20-Lead Flatpack Top View

<u>oc</u>	1	20	$\supset$	V <sub>DD</sub>
1Q	2	19		8Q
1D	3	18		8D
2D	4	17		7D
2Q	5	16		7Q
3Q	6	15		6Q
3D	7	14		6D
4D	8	13		5D
4Q	9	12		5Q
V <sub>99</sub>	10	11		С

#### LOGIC SYMBOL

oc (1) c	EN C1	
1D (3) 2D (4) 3D (7) 4D (8) 5D (13) 6D (14) 7D (17) 8D (18)	1D > V	(2) 1Q (5) 2Q (6) 3Q (9) 4Q (12) 5Q (15) 6Q (16) 7Q (19) 8Q

#### Note

1

 Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### **FEATURES**

- 8 latches in a single package
- ☐ Three-state bus-driving true outputs
- ☐ Full parallel access for loading
- ☐ 1.2µ CMOS
  - Latchup immune
- ☐ High speed
- ☐ Low power consumption
- ☐ Single 5 volt supply
- ☐ Available QML Q or V processes
- ☐ Flexible package
  - 20-pin DIP
  - 20-lead flatpack
- ☐ UT54ACS373 SMD 5962-96588
- ☐ UT54ACTS373 SMD 5962-96589

#### DESCRIPTION

The UT54ACS373 and the UT54ACTS373 are 8-bit latches with three-state outputs designed for driving highly capacitive or relatively low-impedance loads. The device is suitable for buffer registers, I/O ports, and bidirectional bus drivers.

The eight latches are transparent D latches. While the enable (C) is high the Q outputs will follow the data (D) inputs. When the enable is taken low, the Q outputs will be latched at the levels that were set up at the D inputs.

An output-control input  $(\overline{OC})$  places the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. The high-impedance third state and increased drive provide the capability to drive the bus line in a bus-organized system without need for interface or pull-up components.

The output control  $\overline{OC}$  does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The devices are characterized over full military temperature range of -55°C to +125°C.


#### **FUNCTION TABLE**

	INPUTS		OUTPUT
<u>oc</u>	С	nD	nQ
L	Н	Н	Н
L	Н	L	L
L	L	X	nQ <sub>0</sub>
Н	Х	Х	Z <sup>1</sup>

#### Note:

1. Data may be latched internally.

#### LOGIC DIAGRAM



### OPERATIONAL ENVIRONMENT<sup>1</sup>

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold <sup>2</sup>	80	MeV-cm <sup>2</sup> /mg
SEL Threshold	120	MeV-cm <sup>2</sup> /mg
Neutron Fluence	1.0E14	n/cm <sup>2</sup>

#### Notes:

- 1. Logic will not latchup during radiation exposure within the limits defined in the table.
- 2. Device storage elements are immune to SEU affects.

#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD</sub>	Supply voltage	-0.3 to 7.0	V
V <sub>I/O</sub>	Voltage any pin	3 to V <sub>DD</sub> +.3	V
T <sub>STG</sub>	Storage Temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	+175	°C
T <sub>LS</sub>	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{ m JC}$	Thermal resistance junction to case	20	°C/W
I <sub>I</sub>	DC input current	±10	mA
P <sub>D</sub>	Maximum power dissipation	1	W

#### Note:

#### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V <sub>DD</sub>	Supply voltage	4.5 to 5.5	V
V <sub>IN</sub>	Input voltage any pin	0 to V <sub>DD</sub>	V
T <sub>C</sub>	Temperature range	-55 to + 125	×C

<sup>1.</sup> Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS $^7$

 $(V_{DD} = 5.0V \pm 10\%; \ V_{SS} = \ 0V^6, \ -55^\circ C < T_C < +125^\circ C); \ Unless \ otherwise \ noted, \ Tc \ is \ per \ the \ temperature \ range \ ordered.$ 

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
$V_{\mathrm{IL}}$	Low-level input voltage <sup>1</sup> ACTS ACS			0.8 .3V <sub>DD</sub>	V
$V_{ m IH}$	High-level input voltage <sup>1</sup> ACTS ACS		.5V <sub>DD</sub> .7V <sub>DD</sub>		V
$I_{IN}$	Input leakage current ACTS/ACS	$V_{IN} = V_{DD}$ or $V_{SS}$	-1	1	μА
$V_{ m OL}$	Low-level output voltage <sup>3</sup> ACTS ACS	$I_{OL} = 8.0 \text{mA}$ $I_{OL} = 100 \mu \text{A}$		0.40 0.25	V
V <sub>OH</sub>	High-level output voltage <sup>3</sup> ACTS ACS	$I_{OH} = -8.0 \text{mA}$ $I_{OH} = -100 \mu \text{A}$	.7V <sub>DD</sub> V <sub>DD</sub> - 0.25		V
I <sub>OZ</sub>	Three-state output leakage current	$V_O = V_{DD}$ and $V_{SS}$	-20	20	μА
$I_{OS}$	Short-circuit output current <sup>2</sup> , <sup>4</sup> ACTS/ACS	$V_O = V_{DD}$ and $V_{SS}$	-200	200	mA
$I_{OL}$	Output current <sup>10</sup> (Sink)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OL} = 0.4V$	8		mA
$I_{OH}$	Output current <sup>10</sup> (Source)	$V_{IN} = V_{DD}$ or $V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-8		mA
P <sub>total</sub>	Power dissipation <sup>2, 8, 9</sup>	$C_L = 50 pF$		1.9	mW/ MHz
$I_{DDQ}$	Quiescent Supply Current	$V_{DD} = 5.5V$		10	μА
$\Delta I_{ m DDQ}$	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{DD} = 5.5V$		1.6	mA
$C_{IN}$	Input capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF
C <sub>OUT</sub>	Output capacitance <sup>5</sup>	f = 1MHz @ 0V		15	pF

#### Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , 0%;  $V_{IL} = V_{IL}(max) + 0\%$ , 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density  $\leq$  5.0E5 amps/cm<sup>2</sup>, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- 5. Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and  $V_{SS}$  at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. All specifications valid for radiation dose  $\leq$  1E6 rads(Si).
- 8. Power does not include power contribution of any TTL output sink current.
- 9. Power dissipation specified per switching output.
- 10. This value is guaranteed based on characterization data, but not tested.

## AC ELECTRICAL CHARACTERISTICS $^2$


 $(V_{DD} = 5.0V \pm 10\%; \ V_{SS} = \ 0V^6, \ -55^\circ C < T_C < +125^\circ C); \ Unless \ otherwise \ noted, \ Tc \ is \ per \ the \ temperature \ range \ ordered.$ 

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t <sub>PLH</sub>	Data to Qn	1	14	ns
t <sub>PHL</sub>	Data to Qn	1	16	ns
t <sub>PLH</sub>	C↑ to Qn	1	16	ns
t <sub>PHL</sub>	C↑ to Qn	1	18	ns
t <sub>PZL</sub>	OC low to Qn	1	14	ns
t <sub>PZH</sub>	OC low to Qn	1	14	ns
t <sub>PLZ</sub>	OC high to Qn three-state	1	14	ns
t <sub>PHZ</sub>	OC high to Qn three-state	1	14	ns
f <sub>MAX</sub>	Maximum clock frequency		71	MHz
t <sub>SU</sub>	Data setup time before C ↓	5		ns
t <sub>H</sub>	Data hold time after C ↓	4		ns
t <sub>W</sub>	Minimum pulse width C high	7		ns


Notes: 1. Maximum allowable relative shift equals 50 mV. 2. All specifications valid for radiation dose  $\leq 1 \text{E6}$  rads(Si).

#### **PACKAGING**


### **Side-Brazed Packages**



#### FLATPACK PACKAGES



#### UT54ACS373/UT54ACTS373: SMD



#### **Notes:**

- 1. Lead finish (A,C, or X) must be specified.
- 2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
- $3. \ Total \ dose \ radiation \ must \ be \ specified \ when \ ordering. \ QML \ Q \ and \ QML \ V \ not \ available \ without \ radiation \ hardening. For prototype \ inquiries, \ contact \ factory.$
- 4. Device type 02 is only offered with a TID tolerance guarantee of 3E5 rads(Si) or 1E6 rads(Si) and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A and section 3.11.2. Device type 03 is only offered with a TID tolerance guarantee of 1E5 rads(Si), 3E5 rads(Si), and 5E5 rads(Si), and is tested in accordance with MIL-STD-883 Test Method 1019 Condition A.

#### Aeroflex Colorado Springs - Datasheet Definition

Advanced Datasheet - Product In Development

Preliminary Datasheet - Shipping Prototype

Datasheet - Shipping QML & Reduced Hi-Rel

COLORADO

Toll Free: 800-645-8862 Fax: 719-594-8468

SE AND MID-ATLANTIC

www.aeroflex.com

Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL

Tel: 805-778-9229 Fax: 805-778-1980

WEST COAST

Tel: 949-362-2260 Fax: 949-362-2266 NORTHEAST

Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL

Tel: 719-594-8017 Fax: 719-594-8468

info-ams@aeroflex.com

Aeroflex UTMC Microelectronic Systems Inc. (Aeroflex) reserves the right to make changes to any products and

services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties.









Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused